Automatic test pattern generation for iterative logic arrays

نویسندگان

چکیده

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Iterative Exhaustive Pattern Generation for Logic Testing

Exhaustive pattern logic testing schemes provide all possible input patterns with respect to an output in the set of test patterns. This paper is concerned with the problem that arises when this is to be done simultaneously with respect to a number of outputs, using a single test set. More specijically, in this paper we describe an iterative procedure for generating a test set consisting of ndi...

متن کامل

Logic Design Validation via Simulation and Automatic Test Pattern Generation

We investigate an automated design validation scheme for gate-level combinational and sequential circuits that borrows methods from simulation and test generation for physical faults, and verifies a circuit with respect to a modeled set of design errors. The error models used in prior research are examined and reduced to five types: gate substitution errors (GSEs), gate count errors (GCEs), inp...

متن کامل

Automatic Test Pattern Generation for Digital Circuits

Digital circuits complexity and density are increasing and at the same time it should have more quality and reliability. It leads with high test costs and makes the validation more complex. The main aim is to develop a complete behavioral fault simulation and automatic test pattern generation (ATPG) system for digital circuits modeled in verilog and VHDL. An integrated Automatic Test Generation...

متن کامل

A Heuristic Test-Pattern Generator for Programmable Logic Arrays

This paper describes a heuristic method for generating test patternsfor Programmable Logic Arrays (PLAs). Exploiting the regular structure of PLAs, both random and deterministic test-pattern generation techniques are combined to achieve coverage o f crosspoint defects. Patterns to select or deselect product terms are generated through direct inspection of an array; test paths to an observable o...

متن کامل

An Iterative Heuristic for State Justi cation in Sequential Automatic Test Pattern Generation

State justi cation is one of the most timeconsuming tasks in sequential Automatic Test Pattern Generation (ATPG). For states that are diÆcult to justify, deterministic algorithms take signi cant CPU time without much success most of the time. In this work, we adopt a hybrid approach for state justication. A new method based on Genetic Algorithms is proposed, in which we engineer state justi cat...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: Journal of Science and Technology (Ghana)

سال: 2005

ISSN: 0855-0395

DOI: 10.4314/just.v24i2.32911